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SUMMARY
This report describes work performed during the fourth quarter on con-
tract NAS 5-10148 (section I) and summarizes the complete program
(section II).
With use of the practical, automatic, failure-sensing and redundant- switching
circuitry developed during this program, it is nomr possible to fabricate
reliable, efficient electrical power systems; necessary for future, long
duration space missions.
A primary goal of this program was development of automatic, failure-
sensing and compensation circuitry for the redundant low input voltage
converter regulator (LIVCR) to increase reliability of the conversion-
regulation :unction. The strong dependence of mission success on the
maintained supply of electrical power and the paramount importance of
high reliability in space applications motivated the effort on this
program.
Reliability of the power system on long-time space missions can be signi-
ficantly enhanced by incorporation of the developed circuitry in conjunction
with the basic LIVCR. Additional benefits derived from the technology
include: (1) increased flexibility facilitated by a basic modular design of
respective LIVCR redundant subsections, (2) elimination of the need for
telemetry monitoring and command switching, (3) increased system
stability, and (4) decreased time elapse between failure occurrence and
compensation.
The program approach included four major tasks. (1) LIVC synchronization,
(2) automatic failure sensing and compensation, (3) decreased unbalanced in
single LIVC, and (4) redundant configuration considerations,
LIVC synchronization vircuitry was established for four parallel LIVCs.
This was an extension of the circuitry established on NAS 5-9212. It
enables the designer to increase the degree of redundancy and retain ad-
vantages of phase-separated synchronization. Those advantages include
increased stability and reliability through reduction of line transients.
A major task in any failure compensation system is to identify the mal-
functioning circuit block and to effectively remove or isolate that block.
It is desirable to accomplish this with a minimum of sense lines and dis-
crimination. The element actually providing isolation capability must
also efficiently connect the block in the system when the block is
operational. The circuitry developed on this program satisfies these
1 requirements.
A most significant development is the low-loss LIVC transistor input
switch which inherently provides automatic failure compensation. Failure
modes which can be isolated include shorted LIVC input capacitor, power
transistor, and power transformer. Complementary circuitry can be
added to isolate output rectifiers and capacitor failures. In addition to
the automatic compensation feature, this switch is more efficient, smaller,
lighter, and less costly than many competitive electro-mechanical devices
performing the same function.
The redundancy and failure compensation in the pulse width modula-
tion (PWM) regulator is divided into the power section and the drive and
control section. Isolation for shorted PWM chopping transistors in the
parallel power sections is provided with a controlled switch. Failures in
the free-wheeling diode and output capacitor can be isolated with the same
controlled switch with the technology developed. The PWM drive and control
circuitry was modified to facilitate the automatic failure sensing and com-
pensation; the compensation circuitry automatically selects the drive and
control circuit, in standby redundancy, that is operational.
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The occurrence of unbalance in the LIVC oscillator is reduced by a closed-
s loop control of the current feedback transformer.
The common radioisotope thermoelectric generator (RTG) output-common
I,1VC input configuration promotes simplicity in switch circuitry for maxi-
MUM usage of operational sections, even after some failures occur.
However, the common LIVC input should be avoided if an SCR overvoltage
circuit is incorporated, unless each LIVC is capable of handling the total
RTG output.	 Considerations of a shunt-type MM regulator to provide both
RTG overvoltage protection and output voltage regulation may be worthwhile
7 V4 in future work.
17-i	A 375-watt LIVCR, incorporating many of the techniques developed on this
program: has been delivered to NASAIGSFC. A reliability analysis to
indicate general reliability trends was completed for the model and results
are presented herein. Design advantages predicted during the program have
been borne out by the performance of the delivered model. The established
technology provides the designer increased capability in specifying power
systems for space applications.
r
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I. ACTIVITIES OF THE FOUR'
A. INTRODUCTION
It
This section describes the technical research; development, and tests per-
formed during the fourth quarter of contract NAS 5-10148, "Development of
Multiple Source - Multiple Low Voltage Converter-Regulator Power Supply
with Automatic Failure Sensing and Redundant Switching". This program
has been a continuation and amplification of work completed under contract
NAS 5-9212. The purpose of this program was the development of techno-
logies for providing highly reliable LIVCR systems for space applications.
The following were major areas of work required to define these technologies-
1. Development of automatic failure-sensing and cornpensa -
tion circuitry for the LIVC sections, PWM regulator
power sections, and PWM regulator drive and control
section of the redundant LIVCR.
2. Development of circuitry to establish phase-separated
synchronization of redundant LIVCs.
3. Investigation of techniques to eliminate half-cycle un-
balance in the LIVC power oscillator and to generally
improve LIVC performance.
4. Development and study of circuitry to provide over-
voltage protection for thermoelectric generators.
5. Consideration of techniques for switching redundant
RTG sources.
The technologies developed during this program were applied to the fabrication
of a 3±5-watt, breadboard-type LIVCR model for operation from a thermo-
electric generator. The LIVCR model was delivered to NASA /GSFC.
a4-
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The primary effort this fourth quarter involved fabrication and testing of the
375-watt, redundant LIVCR model with automatic failure sensing and
compensation. During the fabrication and design testing, several design
modifications, not indicated to be necessary during modular testing, were
incorporated to improve the performance of the total LIVCR configuration.
These modifications included.
1. A small filtering and resistor turn-off addition for the
LIVC input switch.
2. Modification of the respective drive circuits for the PWM
chopping transistor and for the transistor switch selecting
the drive and control for the PWM chopping transistor.
3. Introduction of a monostable circuit to condition the
regulator low-output voltage signal and a bistable operation
of the failure identification logic for the drive and control
section.
4. Replacement of the transistor control on the PWM power
section isolation switch with an SCR.
These design modifications and results of the Design and Evaluation
Department preashipment testing are discussed in the following paragraphs.
The results of the LIVCR analysis conducted by the Reliability group are
also presented.
B. TECHNICAL DISCUSSION
1.	 Electrical Design Review
The redundant low input voltage converter regulator with automatic
failure compensation delivered on this contract is shown in figure 1. The
Honeywell model number assigned is G2554A1. As shown in the block
diagram of figure 2, the model includes: (1) four parallel redundant LIVC
sections, (2) three parallel redundant PWM regulator power sections, and
{3} two standby redundant PWM drive and control sections. The technology
incorporated and contributing to improved power conditioning for space
-5-
18
Figure 1 - I,IVCR G2554A1, TOP VIEW
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Q5 during this light load condition, When the regulator output current in-
creases, the current proportional energy supplied increases and dominates
as does the Q5 drive requirement. Therefore, drive proportional to that
required is established at heavy load without requiring excessive drive
power at light loads.
A constant-current drive for transistor switch Q8 has been introduced to remove
a parallel path condition for drive currents (for Q8 versus Q5) which would have
resulted in unsatisfactory operation. While the drive current paths for Q5
and Q8 are still essentially in parallel, control can now be exercised so that
the drive current to Q8 is limited to a value which allows circuit design to
also insure adequate drive to Q5. In the previous approach (figure 2, first
quarterly report), the drive to each was dependent on semiconductor and
resistor voltage drops in the respective parallel paths. While the circuit was
designed to generally effect greater drive to Q5 than Q8, it was found that
load and input voltage variations could quite easily upset the desired
proportion, resulting in unsatisfactory operation. With the constant current
control introduced, the desired operation was characteristic throughout the
load and input voltage ranges. It should be noted that R62 and CR40 have
been added to keep the Q17 leakage current to a sufficiently low value when
Q20 is off.
Revisions in the automatic failure--sensing circuitry primarily involve: (1)
introduction of a monostable stage to condition the low-output voltage signal
and (2) a more direct bistable operation of respective section logic
transistors (Q21). Refer to figure 4. These revisions were found to be
advantageous during testing of the tc±al redundant LIVCR, especially in
the noisy environment of the laboratory. The monostable stage is directly
applicable to increased stages of redundancy; the bistable operation obviously
would require some modifications if additional redundancy is desired.
-13-
The monostable stage includes 1138-1145, Q18, Q19, CR32-CR35. C17, a
C18. Drive is normally supplied through R39 to Q18 so that Q19 is also
held on. When the output voltage drops, CR32 and R39 no longer conduct
drive is supplied th.•ough R43 to Q18; Q19 is turned off and a voltage pulse
is applied to R56 through C18 and CR35. C17 performs a speedup action
and also slightly lengthens the time Q19 is held off. CR33 raises the Q19
emitter potential to facilitate turnoff; CR34 provLies a discharge path for
C18 when Q19 turns on again.
The bistable operation of Q21A and Q21B is effected by R55-R59 and C19
in the respective sections. When a pulse is applied to R56 through CR35,
the Q21 (A or B) previously on, turns off, and the resulting pulse through
C19 turns on the other Q21. R58 provides the DC drive path necessary.
When a low voltage is indicated, both Q200 I s are also momentarily turned
on through R51 to facilitate the transition between redundant sections.
The basic operation of the automatic failure-sensing circuitry for the PWM
drive and control remains the same. A failure in the drive and control is
still indicated and causes a new circuit to be used when:
1. The regulator output voltage is too low, or when
2. The regulator output voltage is too high and drive
current is being supplied.
The high-voltage failure is indicated when CR31 conducts. If drive is
being supplied, Q22 is off and the high-voltee signal flips Q211 I s and
Q20's.
A small filter and regulation section for the failure--sensing logic has
been provided by CR38, C20, and R54. This decreases possibility of noise
and voltage fluctuations upsetting the normal logic operation.
-14-
b.	 Failure Sensing and Isolation of the FWM Chopping Transistor - The
circuitry to sense and isolate a shorted PWM chopping transistor is shown in
figure 5. This circuit includes several modifications of the circuit previously
reported (figure 3, third quarterly report).
A significant modification is that the transistor controlling the relay isola-
tion switch has been replaced with an SCR (Q2). The SCR introduces a
latching action which makes it more directly amenable to a transistor re-
placement of the relay. It is emphasized that the relay has been included
primarily to facilitate visual monitoring during model failure mode exercising.
A transistor could easily be incorporated as a replacement.
A diode (CR14) has been introduce) to provide reverse voltage protection for
the Q6 emitter-base. Inclusion of R10 helps keep Q6 held off when no drive
is applied to the chopping transistor Q5.
The point at which conduction of the chopping transistor Q5 is sensed has
been moved to the Q5 collector. CR2 has been introduced for isolation to
enable the circuitry to identify which of the redundant power sections has
the shorted Q5. This isolation diode CR2 could also have been introduced
at the regulator output. Locating CR2 at the output, however, would increase
the losses during normal operation because of its continuous conduction there
and would slow the correction of a failure mode. CR7 conducts whenever Q5
conducts (assuming adequate input voltage). The CR7 conducted signal,
however, is shunted to ground through Q7 whenever drive is also supplied to
Q5. Conduction of Q5 without drive constitutes a failure and Q2 then activates
the controlled switch to isolate the failed chopping transistor.
_15-
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C.	 Failure Sensing and Isolation at the LIVC's In2ut - The LIVC input
switch circuitry to isolate failures of input capacitors, power transistors,
or transformers, as shown in figure 6, is essentially the same as
previously reported (figure 2, third quarterly report). The only modifi-
cations involve a resistor (R70) emitter-base to decrease leakage current
Fit and a resistor (R69) to provide a small amount of filtering for the basedrive signal.
	
fil	 Testing of the redundant configuration emphasized the importance of properly
sizing the filter capacitor, C2, and resistor, R70. Generally speaking,
the input switch and associated LIVC in the configuration are easier to start
when they are operated from independent RTG inputs. When the inputs are
common, a large filter capacitor (greater Lhan 33 MFD) makes it difficult
to start all units in the configuration. This difficulty is due to the fact
that C2 must charge to a value sufficient to maintain Q1 on when the LIVC
is initially pulsed on by the starting circuit. If the capacitor is too large,
its charge time (finite wire resistance, etc. ) will be longer and result
in an insufficient voltage buildup to sustain operation. The addition of R69
tends to slow C2 discharge without increasing charge time, but its size
is limited by the allowable power dissipation and transformer T4 size.
Decreasing the resistance of R70 makes starting more difficult, especially
in a common-input configuration. When the inputs are common, this
resistance should be greater than when independent inputs are characteristic.
When the inputs are independent, it is desirable, and in fact necessary,
that R70 be smaller. A smaller R70 decreases Q1 leakage. Also, R70
must be of sufficiently low resistance to avoid actually forward biasing
the emitter-base of Ql when it should be off. Forward biasing could
result if R70 is large by current flow from an RTG at 6 volts (unloaded)
through R70 and R71 to the normal  volt RTG level of operational units
	
_	 and back to the common RTG negative. Recommended resistor values are
indicated in the operating instructions.
-16-
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2.	 Reliability Analysis of the Redundant LIVCR Configuration
Analysis of the subject power-conversion system revealed a 99. 44 percent
probability of successfully completing a three-year mission:. Additional
analysis revealed that the reliability could be increased to 99. 78 percent
by addition of the LIVC output capacitor and pulse width modulator output
capacitor and free-wheeling diode failure sense and isolation circuits.
The LIVCR configuration shown in figure 7-I was analyzed to determine the
probability of successfully completing a three-year mission without a system
failure.
The assumptions made in the analysis were as follows.
1. The exponential probability function is applicable.
2. Reliability estimates were based on the use of "high-rel"
parts. Failure rates were not those of the hardware
presently in use, but were realistic failure rates obtainable
through usage of the "high-rel" parts.
3. Failures due to parameter variations were not considered
in the analysis. When the LIVCs are to be incorporated
into a spacecraft system, a detailed parameter variation
analysis of the firm design should be conducted, and the
effects of possible tolerance failures incorporated into the
reliability assessment.
4. Reliability of the starting circuits of the LIVC and associated
regulation and control circuits was considered to approach
one. The reliability analysis of the firm design of a system
to be used in a spacecraft application should also include a
detailed analysis of the start-up reliability.
5. All parts are operated at 50 percent of rated stress except
the converter power transistors and the regulator drive
control switching transistors which were assumed to be
operated at less than 10 percent of rated stress.
The probability equations generated for use in the analysis
contain approximations for simplification. However, since
the equations yield a somewhat pessimistic evaluation of
system reliability, use of the equations to simplify the
analysis is considered justified.
t	 -17-
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The reliability analysis was conducted by first separating the power-conditioning
system into its three basic parts; i. e., the inverter section, the regulator
power section and the regulator control section,.
a.	 Analysis of the LIVC Section t System requirements dictate that three
inverters must deliver power to the load for mission success. In figure 7-11,
the blocks Al , A2, A3, and A4
 represent the failure isolation switches and
the blocks B Y B2, B3, and B¢ represent the LIVC9. Each block exhibits a
probability of failing in either an open or a short circuit failure mode. A short
circuit in the "A" blocks is defined as a short from input to output that would
effectively defeat the failure isolation function. A short in the "B" block(s)
represent(s) a failure mode that would short the input power supply.
Under conditions of 25 percent degradation, the system will fail if more than
one of the four inverters is not delivering power to the system. Therefore,
any combination of failures that will prohibit more than one of the four in-
verters from delivering power to the load or any combination of failures
that will short circuit the R T`G power source will result in system failure.
By use of this data, the probability of system failure was determined in the
following manner:
I.	 If Al opens, system failure will occur if:
a. A2 or A3 or A4 opens
b. B2 or B3 or B4
 opens
C.	 B2 or B3 or B4
 shorts
which is represented mathematically by the following expression:
..lg_
INPUT OUTPUT
Figure 7-II - FAiLi;RE ISOLATION AND LIVC Bl,0%'KS
Figure 7--III - NON-REDUNDANT LIVCS
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11. P  y PA10' PA20 + PA10' PA30 + PA10' PA40 + PA10' PB20
+P .F	 + PA10- 	 + PA10- 	 + PA10-A10 B30	 Ai0 B40	 A10 B2S	 Ai0 133S
+P P
_=	 A10' B4S
Where: PF = The probability of system failure
PA10 = The probability of Al failing in an open
circuit failure mode.
PB10 = The probability of B I failing in an open
circuit failure mode.
PB2S = The probability of B 2 shorting in a short
circuit failure mode.
11.	 If Al shorts, system failure will occur if B 1 fails in a short circuit
circuit failure mode. This is represented mathematically by:
2. P 	 PA1 S' PB1 S
Where:PALS is the probability of A I shorting and
PB1S is the probability of B 1 shorting
Continuing the analysis for each condition by which failure may occur yields:
3. B1 open condition
P 	 PB10' PA20 + PB10' PA30 + PB10' PA40 + PBiO' pB20
+ P+ t'
	
B10' B30	 B10' B40	 B10' B2S	 B10' B3S
+ PB 10' PB4S
-21-
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6. A shorted condition2
p  = PA2 S' PB2 S
7. B2 open condition
PF PB20' PA30 + PB20 - PA40 } PB20' PB30 + PB20' PB40
+ PB20' PB3S + PB20' PB4S
8. B2 shorted condition
i	 P = P
	 PA30 P	 PA40 P	 P	 + P	 PF	 B25' A30	 B2S' A40	 B25' B30
	
B2S ' B40
z ^3	 + PB2S' PB3S + PB2S' PB4S
9. A3 open condition
PF = PA30' PA40 + PA30' PB40 + PA30' PB4S
:E
I
;.>
-22-
10.	 A3 shorted condition
i
P PASS ' PB3S
11.	 B3 open condition
PF, = PB30' PA40 + PB30' PB40 + PB30' PB4S
12.	 B3 shorted condition
P 	 - PB3S' PA40 + PB3S' PB40 + PB3S' PB4S
13.	 A4 shorted condition
PF	 PA4S' PB4S
Combining terms
PF, = PAO 	 + PA 02 + PAQ2 + PAO . PBO + PAO - PBO + P O . P 0A	 B
+ 
PAO' PBS + PAO' PBS + P" ' PBS + PAS' PBS + PAO - PBO
_
'
+ PAO' PBO + PAO' PBO +
2	 2	 2
PBO	 + PBO	 + PBO
+ PBO- 	 +BO	 l3S PBO-PBS + PBO-PBS + PAO -PBS
+ PAO' PBS + PAO' PBS + PBO-PBS + PBO' PBS
3
u
+ P	 P	 +BO'	 BS
2p	 + p
	2+ PBS'	 P	
2	 2
+ pBS	 BS	 BS	 AO	 AO
+ PAO' PBO + PAT PBO + PAO - PBS + PAO' PBS
2
-
+ P
	 .P	 +AS	 BS PAO-PBO + P	 .P	 + P	 + P AO	 BO	 BO	 BO
i
+ PBO' PBS + PBO' PBS + PAO - PBS + PAO' PBS
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• PBO . PBS + PBO . PBS + PBS2 + PBS2 + PA0 2 + PAO . P.BO
2
• PAO. PBS + PAS. PBS + PAO' PBO + PBO + PBO - PBS
• PA.O' PBS + PBO. PBS + PBS 
2
+ PAS . PBS
= 6 PA02 + 12 PAO . PBO + 12 PAO . PBS + 4 PAS. PBS + 6 PBO, 2
+ 6 PBS2
6(4.7x10- 3 ) 2 + 12 (4.7 x 10-3 x 7.9 x 10-3)
+ 12 (4. 7 x 10 - 3 x 6. 3 x 10 -3 ) + 4 (1 x 10 -3 x 6. 3 x 10-3)
+ 6 (7.9 x 10- 3 ) 2 + 6 (6.3 x 10-3)2*
= 0. 00157
R	 99. 84%
An analysis was conducted to determine the improvement in reliability
attained through the addition of the redundant inverter and t'^e failure sensing
and isolation circuits. The probability of failure of the non - redundant inverter
shown in figure 7-11I is equal to: Pp, (total) = 3 PF, (LIVC) as all of the
inverters must supply power to the system. Either a short or an open circuit
in any of the three inverters will constitute a system failure; therefore,
PF, (LIVC Section) = 3 (P FS + PFO)
Where PF,S
 = Probability of a short circuit
and PF,O = Probability of an open circuit
PF, (LIVC Section) = 3 (0. 0063 + 0. 0075) = 0. 0214*
(This compares to a PF, = 0. 00157 for redundant inverters. )
Reference: tables A-1 through A-4.
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b.	 Analysis of Power Re lator Section - Blocks Al. A2, and A3 in
figure 7-IV perform the function of isolating blocks B 1 . B2, and B3
from the system if a short circuit failure occurs. Two B blocks are
needed for system requirements. If a channel fails shorted; i. e.,
A 1 . B 1 or A2. B2 or A3 . B 3 fails shorted, a system failure will occur.
The probability of failure of the power regulator is therefore determined as
follows. PF, (system)
1. PA10' PA20 + PA ^0' PA30 + PA10' PB20 + PA10' PB30
+ PA10 PB2S + PA10' PB3S
2. PA1S' PB1S
3. PB10' PA20 + PB10' PA30 + PB10' PB20 + PB10' PB30
+ PB10' PB2S + PB10' PB3S
4. PB1S` PA20 + PBIS` PA30 + PB1S' PB20 + PB1S' PB30
+ PBlS- PB2S + PB1S- PB3S
5. PA20' PA30 + PA20' PB30 + PA20' PB3S
6. PA2S' PB2S
7. PB20' PA30 + PB20' PB30 + PB20 - PB3S + PB2S' PA30
+ PB2S' PB30 + PB2S' PB3S
8. PA3S' PB3S
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Figure 7-IV - FAILUF;E ;SOLATION AND REGULATOR
POWER SECTIONS
Figure 7-IV - NON-REDUNDANT RFGULATOR
POWER SECTION
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If PA1 = PA2	 PA3and pBl = PB2	 PB3
Then
PF, (system) - PA0 2 + PAO  + PAO' PBO + P AO' PBO + PAO' PBS
• PAO' PBS + PAS' PBS + PAO' PBO + PAO' PBO
• PBO2 + PBO + PBO' PBS + PBO' PBS + PAO' PBS
• PAO . PBS + PBO . PBS + PBO . PBS + PBS  + PBS2
• PAO2 + PAO - PBO + PAO' PBS + PAS ' PBS + PAO' PBO
• PBO 2 + PBO . PBS + PAS' PBS
Combining terms: 3 PA42 + 6 PAO. PBO + 6 PAO' PBS + 3 PAS' PBS
+ 6P BO,  PBS + 3P BO 2 + 3P BS
PF, = 3 (PAO 2 + PB0 I + PBS2 + PAS. PBS}
+ 6 (PAO' PBO + PAO . PBS + PBO-PBS
Therefore:
PP
 = 3 [(1.2 x 10- 4) 2 + (2.3 x 10- 3 ) 2 + (4 x 10-4)2
+ (1. 2 x 10- 4) (4 x 10-4)]
+ 6 [(1.2 x 10 -4) (2.3 x 10- 3) + (1.2 x 10 -4) (4 x 10-4)
+ (2.3 x 10 -3) (4 x 10-4)]
= 0.00002 ' and Reliability = 0. 999976
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As: PAO = 0.00012'
PAS = 0.002
PBO = 0.0023
PBS = 0.0004
An analysis was also conducted to determine the improvement in reliability
attained through the addition of the redundant power regulator and the failure-
sensing and isolation circuits.
In the non-redundant configuration shown in figure 7-V, if either A l or A2
short circuit (input to output), apower- conditioning system failure would
result. An open circuit failure in either inverter would also result in a system
failure. The probability of failure for the non-redundant configuration is
therefore:
PF PA1S 
+.P 
A2S  +. PA10 + PA20
If Al is identical to A2 then
PF, = VP AS+ PAO)
Where PAS = Probability of a short circuit
and PAO = Probability of an open circuit
The probability of failure for the regulator section is:
PF, = 2(0.0004) + 2(0.0023)
= 0.0008 + 0.0046
= 0.0054
(This compares to P = 0.000024 for redundant power sections. )
Reference tables A-6 through A-8 in the appendix section.
-28-
C.	 Analysis of the Regulator Drive Control Section - The probability
of Success for the standby redundant regulator drive control section shown
in figure 7-VI was determined by the standby redundancy relationship*:
R 
= eAot 1 +{ 0 ) (1 - e -' at )
 
Rsw)
Where:
k o = The failure rate of the primary drive control
R = The reliability of the redundant configuration
X s = The failure rate of the standby circuit
t = The mission time duration
Raw = The switching reliability
X o = A a = 0. 057/1000 hours**
t	 2. 63 x 104 hours
Xot = Ast = 5. 7 x 10-7 x 2. 63 x 104
 = 14.99x10-3
e -aot = e-kat ?
 0.85
R = 0. 985[1 + 1 (1_ - 0. 985) 0..99891**
=0. 985 11 + 1 {. 01498))
R = 0.99976
"A Comprehensive Reliability Analysis of Redundant Systems, " R. S. Pringle
and P. M. Gresho, Journal of Spacecraft, Volume 4, Number 5, May, 1967.
# Reference: table A-10
Reference: table A-11
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INPUT	 OUTPUT
Figure 7-VI - REGULATOR DRIVE CONTROL t,EL;I;?IL?pNT
CONFIGURATION
LIVC OUTPUT
REGULATOR OUTPUTCAPACITORS
REGULATOR
DRIVE
SECTION CAPACITORS
OWE
SECTION AND FREE-WHEELING
CONTROL
SECTION
DIODES
R i RZ RS Rd R3
Figure 7-VII - REDUNDANT LIVCR RELIABILITY DIAGRAM
-30-
I r.
I hk
d.	 Analysis of Power Regulator Section with Output Capacitor Failure
Isolation Provisions - Addition of the PWM output capacitor and free-
wheeling diode failure-sensing and isolation circuits required addition of the
output capacitor and free-wheeling diode failure rates into the probability
equation given in the analysis of the tri-redundant regulator. Therefore:
P  = 3 (PAO2 + PBO2 + PBS2 + PAS PBS)
+ 6 (PAOPBO + PAOPRS + PIOPBS)
is applicable, Added components effectively increased PAO from 0, 00012
to 0, 0007. PAS and PBO did not change and PBS increased from 0. 0004 to
.0030.
PAO = 0.0007. PAS = 0.002
PBO = 0. 0023, PBS = 0.003
PF = 3 (PAO 2 t 1 B02
 + PBS 2 + PAS PB S
+ 6 (PAO PBO + P ,AOPBS + PBO PBS
3 [ (7 x 10- 3 ) 2 + (2. 3 x 10- 3 ) 2 + (3 x 10-3) 2 + (2 x 10 -3) (3 x 10-3)]
+6 [ (7 x 10 -4) (2, 3 x 10` 3) + (7 x 10` 4) (3 x 10-3)
+ (2. 3 x 10- 3 ) (3 x 10`3)]
3 [49 x 10 -6 + 5. 29 x 10-6 + 9 x 10 -6 + 6 x 106]
+ 6 1. 61 x 10-g + 2. 1 x 10-6 + 6. 9 x 10 +6[	 ]
= 3 (69, 3 x 10 -6 ) + 6(10. 6 x 10 -6) = 2n7. 4 x 10 -6 + 63, 6 x 10-6
= 271. 5 x 10- 6 = 2. 71 x 10-4
= 0. 9997
I U
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e. Analysis of LIVC Section with _Output Capacitor Failure Isolation Provisions -
The LIVC output capacitor failure-sensing and isolation circuit effectively
reduces probability of system failure due to a shorted capacitor to a
negligible value. Addition of the circuit does, however, increase the
probability of failures that would isolate a power converter from the system.
The failure rate for open inverter failures was increased by 0.0057 percent
1000 hours. (See appendix A, tables 12 and 13. )
The LIVC redundant equation
P  = 6PAO2 + 12PAOPBO + 12PAOPBS + 4PASPBS + 6PB02 + 6P BS
was used to evaluate the revised reliability estimate for the LIVC section.
The revi i,)d reliability of the LIVC sections and the now included output
capacitor is 0. 9983.
f. Resulting Redundant LIVCR Configuration Reliability - Subsequent to the
determination of the reliability of the LIVC, regulator power, and regulator
drive sections, a new probability diagram for the total power-conditioning
system was drawn as shown in figure 7-VII. The system reliability is
therefore the product of the probability of success of the sections; i. e.,
R system = R1 x R2 x R3 x R4 x R5
= 0. 9984 x 1. 9989 x 1. 9999 x 0. 9974 x 0. 99976*
Reference. tables A-1 through A-11.
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Since the system operation has been described by a series probability
diagram, it can be easily shown that reliability improvement can be achieved
by combining these system functions in a logical manner. This has been
done by combining the PWM output capacitors and free-wheeling diodes as
an integral part of the regulator power section and also by combining the
LIVC output capacitors with the LIVC section. These combinations are
presented in the following paragraphs with the PWM output capacitor and free-
wheeling diode failure-sensing and isolation circuit combined with the
regulator power section.
The system reliability computation, R system, was then computed in the
manner shown below:
R system = R (LIVC Sections) x R (LIVC output capacitors)
x R (Regulator power section) x R (Regulator drive control)
= 0. 9984 x 0. 9989 x 0. 9997 x 0. 99976
= 99.68°x,
The system reliability computation, R system, with the LIVC output capacitor
and the PWM output capacitor and free-wheeling diode failure-sensing and
isolation circuits, was then computed in the following manner:
R system = R (LIVC Section) x R (Regulator power section)
x R (Regulator drive control section)
= 0. 9983 x 0. 9997 x 0. 99976
= 99.78°/6
n
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3. Testing and FerformF nce
Ell 	 Testing conducted on the total LIVCR redundant configuration included quite
extensive design testing and Evaluation Department preshipment testing
(appendix BY These tests were conducted in addition to the design evalu-
ation of each module's performance and of the interface between specific
modules performed earlier in the program. The primary difference noted
in testing the total configuration (versus simple modules, etc. ) was the small
signal noise generated by some sections which then affected performance of
others. The noise generation was amplified by line fluctuations and other
noise inherent in the laboratory. The generated noise primarily affected the
failure identification logic. While the initial performance which resulted was
not totally unacceptable, design changes were made to eliminate the noise
influence on performance.
Specific modes of operation which were improved include: (1) the positive
and immediate correction of all failures regardless of the previous order
of failure simulations and (Z) the decreased time required to sense and
isolate or correct a simulated failure. The response time between failure
occurrence and correction exhibited by the delivered model is not the mini-
mum attainable with the technology implemented. The performance
exhibited, however, is adequate to prove feasibility of the concepts. Knowing
specific requirements of a real application would allow the designer to
specify component values to move the performance characteristics in the
direction desired.
During evaluation of the LIVCR performance, the four redundant LIVCs were
first operated into a resistive load. Phase separation of approximately 45°
was found to be characteristic throughout the testing with four units
operational. The failure isolation circuitry performed satisfactorily both
with common and independent LIVC inputs from simulated RTGs. When
operating from a common input, the efficiency of the configuration decreased
only slightly (few percent), while maintaining the load when an LIVC failure
was simulated and effectively isolated. During operation from separate
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inputs, the efficiency of the configuration did not change, but the total source
power which could be utilized was decreased when an LIVC failure was
simulated (no source switching). The typical LIVC efficiencies measured
are shown in table I.
TABLE I
TYPICAL LIVC EFFICIENCY
(COMMON INPUTS)
Number of	 Input	 Output	 Output
Operating LIVCs	 Voltage	 Voltage	 Power (	Watts)	 Efficiency
1	 3.0	 38.0	 75	 87%
1	 3.8	 50.0	 75	 92%
2	 3.0	 38.0	 150	 87%
3	 3.0	 38.0	 206	 86%
4	 3.0	 38.0	 265	 86%
The LIVC efficiency was still increasing with load, indicating that the fixed
losses were still greater than those proportional to load. All efficiency
figures include the losses of the input transistor switch. It should be noted
that the output voltage is quite high (38 volts at 3. 0 volts in), considering
the 28-volt regulator output. While this requires that the regulator work
harder and decrease its efficiency, the higher LIVC output voltage separates
the input voltage level at which the regulator input impedance changes and
the maximum power point voltage of the intended RTG source. The indicated
separation, while more than adequate, tends to promote a smoother transition
through the maximum power point. A regulated output is actually allowed
with input voltages as low as 2. 6 volts, providing the source power capability
is adequate.
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The efficiency characteristics of the total LIVCR redundant configuration is
shown in figure 8. Efficiencies of greater than 75 percent are realized over
the load range of approximately 125 watts to 375 watts. The losses of the
LIVC input switch and other failure isolation circuitry ar included in this
determination. Utilizing the information in figure 8 and table I, a regulator
efficiency of approximately 90 percent is characteristic with a 3. 0-volt
LIVC input. As stated previously, the regulator efficiency would be higher
if the LIVC output voltage were lower.
There is reason to believe that the output ripple reported in appendix B
includes some line ripple. The ripple period is indicated to be 4 milliseconds
which corresponds more to the line frequency of the source (simulating the
RTG) than the 2. 7-kilohertz frequency of the regulator.
The overall performance of the redundant LIVCR was measured to be quite
satisfactory. The advantages of the technology incorporated, borne out in
laboratory testing, indicate a significant contribution to power-conditioning
capabilities for future space flight application.
4.	 Redundant Configuration Considerations
The specification of a redundant RTG-LIVCR configuration is dependent on
(1) the failure modes predominant in respective sections, (2) the relative ease
with which these modes can be compensated for in specific configurations,
and (3) operating characteristics of each section, during normal conditions,
which are a function of the configuration. Some initial consideration was
given to various configurations in the third quarterly. report (section I. B. 5,
pp. 20-25). In that discussion, it was implied that proven reliability figures
for the RTG had not been secured; the lack of proven reliability data makes it
unrealistic to positively recommend specific configurations involving the RTG.
General observations concerning the RTG configuration and additional effects
on the LIVCR, however, are discussed in the following paragraphs.
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A common RTG output-common LIVC input would yield the simplest
failure-isolation c'_ cuitry for each, while realizing maximum usage of
operational modules after , edundant failures. Incorporation of an SCR
overvoltage circuit (figure Mor the RTGs in each LIVC output, however,
is not then permissible unicss each LIVC in the redundant configuration is
capable of handling the total RTGs maximum output current. The firing
of a single SCR circuit would require the associated LIVC to handle the
total RTG output for that half-cycle. The SCR circuit to fire, and the LIVC
to conduct, next would be somewhat random and depend on specific SCR
gate characteristics and the external load. In each case, however, the
single LIVC must indeed be capable of handling the total RTG output.
Sizing each LIVC to handle this maximum current will require a signi-
ficant sacrifice (increase) in total LIVC weight and volume unless the degree
of redundancy is limited to two. With a redundancy of only two, each must
be designed to handle full RTG output anyway; however, if a redundancy
of three were characteristic, the designer would normally expect that each
would instead be required to handle a maximum of one-half the RTG output
(assuming one failure allowable). Requiring each of three'to handle full
rather than one-half the RTG output would result in approximately twice
the total LIVC size and weight; the sacrifice becomes even more severe
as redundancy is increased.
An approach which may lend itself to a common RTG output-LIVC input
without requiring a weight sacrifice involves a transistor, shunt-type PWM
regulator in the common LIVC output. The shunt PWM regulator would then
provide both output voltage regulation and RTG overvoltage protection. The
LIVC output would then be short-circuited for a portion of each regulator
cycle, even during normal load conditions. The LIVCs would normally share
current quite well'with a common output short circuit; if current sharing is not
realized, a current level sense transformer controlling the input switch could
be incorporated to protect against excessive current conduction by any one
LIVC. A very significant and undesirable feature of this mode of operation,
El
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however. is that synchronization of the redundant LIVCs could be upset by
operation of the shunt PWM regulator. It is possible that LIVC synchronization
can be maintained, however, if the shunt PWM regulator frequency is an
even multiple of the LIVCs and is synchronized with the LIVCs.
Separate LIB%C inputs provide several LIVC operating advantages; however,
more complex switching provisions at the RTG-LIVC interface are required
for maximum usage of operational modules after redundant failures. The
advantages include: (1) more positive current sharing., (2) allowing use of SCR
overvoltage circuitry, and (3) easier LIVC starting. Additional switch paths
(versus common input) would have to be provided to enable an RT G to be used
after its originally associated LIVC fails, or vice versa.
A realistic configuration compromise may involve limited common inputs.
For example, two sets of two parallel-connected RTGs could power two sets
of two parallel LIVCs. Several other alternatives exist to make both a common
input or a separate input configuration feasible. The final configuration chosen
wi:l be dependent on power levels involved and more complete RTG reliability
data.
5>	 Package Layout and General Operating Procedures
The package layout of the delivered model (Honeywell #G2554A1) is basically
of the breadboard, modular addition type. A top view of the model is shown
in figure 1; front and back views are shown in figures 9 and 10 respectively.
Each of the four redundant LIVCs has a self-contained transistor input switch;
the terminals of the transistor switch can be seen in figure 9 on the positive
input plates. Small signal interwiring between LIVCs provides the connections
necessary to effect phase-separated LIVC oscillator synchronization.
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Figure 9 - LIVCR G2554A1, FRONT VIEW
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Figure 10 - LIVCR G2554A1, BACK VIEW
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The three redundant PWM regulator power sections are located near the
regulator output terminals (figure 10). The respective failure-sensing
and isolation circuitry is located on board number 14 ; the output capacitors
and choke coils are located on board number 15.
The two redundant PWM regulator drive and control with automatic failure-
sensing circuits are located near the operating instruction tag. The top
two boards (number 19 and number 20) in each stack contain the regulator con-
erol electronics; circuit boards number 21 contain the high voltage sensing
and failure identification circuits; the bottom boards, number 22, contain
drive circuit elements and the respective drive isolation switches, The low-
voltage sensing and conditioning circuitry is located on boars number 17
between the drive and control electronics and regulator power sections.
The operating instructions indicated on the model are reasonably complete.
They will be repeated here: however, with additional explanation for report
completeness.
	
1.	 IM not exceed input voltage of 6. 0 volts. If the voltage
were exceeded, voltage stress exceeding the ratings would
be put on the input switch (when off) and the secondary
circuitry,
	
2,	 If SCR circuits are connected, operate only with separate
LIVC inputs from high-impedance sources. A common in-
put or a low-impedance source connection could cause
excessive individual LIVC loading when its SCR circuit
fires,
	
3.	 To connect the SCR circuit, wire zener diode (45 to 60
volts) on each LIVC output with cathode on terminal 1 and
hi anode on terminal 2. The zener diode will connect the SCR
gates to allow firing upon receiving a high-voltage signal.
-42-
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4. If operated from separate high-impedance sources, the
100-ohm resistor on the input switch should be changed
to 22 ohms (R70 on schematic). See figure 6. If the
resistor (R70) is too large, the voltage drop across it
will turn on the input switch even when it is desired off.
5. To reset relays isolating PWM power transistors,
LIVCR input power should be removed. The relays latch
when activated and voltage must be decreased to break
latching current flow.
6. To simulate PWM control, "no drive failure, " short
point 3 (base of Q14 on schematic) to ground. Other
points for failure simulation can also be selected on
circuit boards if desired.
7. To simulate PWM control, "drive, or full on, failure,
short point 4 (collector of Q14) to ground. Again this is
one of se reral possible simulations, but is quite
representative and convenient for exercising the failure-
sensing and compensation circuitry.
The output voltage and overload current set points can be adjusted with
potentiometers R18 and R6 respectively. The output voltage levels for
the respective control circuits have purposely been set differently to
aid in determining which is assuming control.
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1	 II. REVIEW OF PROGRAM ACCOMPLISI'MENTS
A. SYNCHRONIZATION OF FOUR REDUNDANT LIVCs
The synchronization circuitry developed by Honeywell on contract
NAS-5-9212 for two and three redundant LIVCs respectively was
extended on this contract (NAS-5-10148) to provide phase-separated
synchronization of four redundant LIVCs. The synchronization
cirLuii, as incorporated in the delivered model, is shown in figure 11.
General design postulates used in its development and the performance
:	 exhibited is commensurate with that for two and three LIVCs. The
basic circuitry algebraically sums individual LIVC phase voltages;
apillication of those summations to respective LIVCs frequency deter-
mining inductors effects phase sep?ration between respective oscillator
switchings. Advantages provided by this operation are: 1) reduction
of line transients and related component stress, 2) improved stability,
and 3) the provision for polyphase AC outputs.
Specific operating characteristics before and after failure simulation
in respect* ve LIVCs include:
1. Synchronization frequency is proportional to the LIVC input
voltage. The frequency increases approximately 25 percent
when only three of four are operating; frequency increases
33 percent (compared to four operatin g) when only two of four
are operating.
2. Phase separation is maintained. When four LIVCs are opera-
tional, phase separation is approximately 45 degrees. If
failures occur, separation is dependent on failure but minimum
of 30 degrees is maintained in all cases.
3. Synchroniz -,Aion is reliably established upon st-Irting the LIVCs.
4. Failures of single LIVCs are not adversely 1L-iked to other
operational LIVCs.
ff
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5.	 The basically desirable features of current feedback LIVCs
are maintained.
The stated performance has been proven through quite exten-
sive laboratory testing and is indeed borne out by the delivered
model's` performance. This extended technology provides
the designer additional latitude in specifying the degree of
LIVC redundancy for space power applications.
i
A second approach, to synchronize four LIVCs, was also considered
(figure 7, first quarterly report); however, the approach presented
in figure 11 is much more feasible.
B. LIVC FAILURE SENSING AND ISOLATION
	
-'	 One of the most significant accomplishments during this program
has been the development of a low-loss, controlled transistor switch
for parallel LIVCs inputs. This development enables the designerF --
	
E:=	 to realize true redundancy in a parallel LIVC configuration to effect
higher conversion function reliability. Size and weight of the transistor
	
d: U 	 switch is less than many competitive electromechanical devices for the
=F
same function. The comparable transistor switch cost would be less,
efficiency higher. Automatic LIVC failure-sensing and compensation
i nherent in the provided switch drive circuit enables one to decrease
the time between failure occurrence and connection. Decreased failure
correction response time reduces the time during which substandard
performance may be characteristic and the time a specific component
may be overstressed by the failure's presence.
The circuit diagram for the LIVC input switch is shown in Figure 6.
A current transformer provides drive to the transistor switch with
a nearly constant forced current gain. Neglecting slight changes in the
LIVC efficiency, the ratio of input current to power transformer
-46-
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output current is constant; the transistor switch drive current is a direct
ratio of the power transformer output current. Transistor switch power
loss, including drive circuitry in the delivered model, is typically 10
watts with 100 amperes input. Efficient switch connection is provided
even with an LIVC output short circuit. Effective isolation is provided
by the switch if drive is removed.
The automatic LIVC failure compensation inherent in the current trans-
former drive isolates failures, including an LIVC short circuit in the input
capacitor, power transistors and power transformer. Isolation of output
rectifier failures is also .inherently provided if an isolation diode is
incorporated between individual LIVCs rectified outputs and the common
regulator input.
A circuit used in conjunction with the input switch to isolate LIVC
output capacitors is shown in figure 12. This circuit was discussed
in detail in the third quarterly report (pp. 13-15). Inclusion of this
circuit is left to the designer's discretion and would depend primarily
on the type of output capacitor used. The reliability analysis conducted
did indicate an increase in reliability from 0. 996 to 0. 998 wit.1 the
circuit inclusion and the failure rates assumed.
C. PWM REGULATOR POWER SECTION FAILURE SENSING AND
ISOLATION
The PWM power section failure-compensation circuitry effectively
isolates the most common failure mode, a short of the chopping or
regulating transistor if it occurs. An open-circuit-type failure provides
its own isolation. The short-circuit failure is defined when the tran-
sistor conducts but no drive is being supplied to it.
Ufa
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This failure is effectively sensed and isolated with the circuit of figure 5.
A relay serves as the isolating switch in the delivered model; however,
a transistor could instead be incorporated to provide the isolation.
The isolating switch can also be used to compensate for PWM free-wheeling
diode or output capacitor failures if used with the circuit in figure 13. This
circuit was not incorporated in the delivered model. The reliability analysis
conducted the fourth quarter did indicate an increased power section (three
redundant branches) from 0. 997 to 0. 999 with the circuit inclusion and for
the failure rates assumed.
D. PWM DRIVE AND CONTROL WITH FAILURE SENSING AND ISOLATION
The model delivered on this program incorporates two standby redundant PWM
drive and control circuits. Automatic failure compensation is provided
through performance sense circuitry, logic failure identification, and tran-
sistor switches. A failure in the drive and control circuitry is defined
when:
1. The output voltage is low and no drive is being supplied,
or when
2. The output voltage is high and drive is being supplied.
When a failure is sensed, the circuit controlling is automatically removed
and a new functional circuit is introduced. Several modifications in the drive
circuitry were implemented to improve the performance over wide load and
input voltage ranges during this program.
The circuit, as implemented in the model, is shown in figure 4. The circuit
features bistable opepation of the respective failure identification logic,
shaping of the low-voltage signal, and adequate drive to the chopping tran-
sistor and the circuit select transistor switch during all modes of operation.
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At
E. DECREASING UNBALANCE IN THE LIVC FEEDBACK TRANSFORMER
A circuit was developed during the second and third quarter to equalize the
volts per turn on the current feedback transformer during succeeding half-
cycles- Equalizing the volts per turn and assuming equal duration of
i
succeeding half-cycles effects equal flux change and balance in the trans-
former core. The closed-loop approach, shown is figure 14,' involves:
1. Sensing the volts per turn.
2. Comparing the sensed voltage to the average of
several cycles.
3. Subtracting drive current from that power transistor
t	 which exhibits a higher drive-winding voltage.
The fixed amp-turn input (for a specific LIVC	 it current) to the current
transformer and the resistive characteristics of the 	 Ver transistors emitter-
base junctions are inherent properties used to an advantage in achieving con-
trol.
	
Equal volts per turn on succeeding half-cycles are not necessarily
characteristic immediately on starting, but are established within a few
cycles.	 While shown to be effective, this circuit is meant only to supple-
-- ment matching of transistor emitter-base characteristics and transformer,
t design to avoid half-cycle unbalance.	 The circuit does have• significant advan-
tages in that control can be exercised without excessive power dissipation-.
This circuit was not incorporated in the delivered model because (1) no
half-cycle unbalance was noted during testing and (2) half-cycle urbalance,
should it occur, is not a severe problem when operating from the intendea
RTG sources.
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III. NEW TECHNOLOGY
The new technology established on this program has been reported in
previous quarterly reports. During this fourth quarter, some of these cir-
cuits have been modified but modifications primarily involved actual
implementation rather than basic concepts. The most significant accom-
plishments of the program are the following:
1. Phase-separated synchronization of four redundant
LIVCs.
2. A low-loss transistor input switch and associated drive
circuit to provide isolation of failures in parallel LIVCs.
3. Failure-sensing and isolation circuitry for the parallel
PWM regulator power sections.
4. Failure-sensing and compensation circuitry to automatically
select one of two PWM drive and control sections in standby
redundancy.
5. Closed-loop control in the LIVC current feedback trans-
former to d -crease half-cycle unbalance.
These concepts have been proven in laboratory testing and appear to be
significant advances in the field of power conditioning for space applications.
s^
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IV. CONCLUSIONS AND RECOMMENDATIONS
This program (NAS-5 - 10148) has contributed significant improvements in
power - conditioning technology for space applications.. The increased
reliability afforded th^ power system by these developments directly in-
creases the probability of success for c total space mission. Because
the successful operation of the data-gathering systein, telemetry, etc. , are
directly c:ependent on the supply of electrical power, proper operation of
the power system is indeed a key factor in determining mission success.
The results of this program increase the probability of not ozily supplying
electrical power, but min 4.mizing momentary interruption of the power
for the full duration of the long - time space missions planned in the future.
In essencJ, the results from this program enable the designer to fully
realize the high reliability po` :.°ntial established in the previous program
(NAS-5-8212).
The automatic failure-correcti , , circ?zl.try developed reduces the time
required for failure correction and reduces the time period during which
substandard power supl-ly performance may exist. The automatic features
decrease the telemetry channels required as they eliminate the need fc r
telemetry monitoring and command switching in the space power supply
redundant sections.
Synchronization circuitry for four LIVCs maintains approximately 45-degree
phase separation between respective oscillator switchings. Phase separation
between operating units is also maintained after failures occur in individual
LIVCs. The phase - separated operation reduces line tran sients and com-
ponent stress, improves stability, and provides a capability for polyphase
AC outputs.
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The equality of phase separation is dependent on equal LIVC input voltages
and identical switching inductors.
The design guidelines and basic operation of the synchronization circuit for
four LIVCs is commensurate with those established on contract NAS-5- 9212
for two and three LIVCs respectively.
' An LIVC transistor input switch can provide efficient connection and/or effective
isolation for LIVCs in a parallel configuration. The transistor switch drive
circuit effects a constant forced current gain and inherently provides an
automatic failure Sensing and compensation through the switch. The reliability
analysis conducted during the fourth quarter, with the switch included in a
four redundant system, indicates a conversion function failure decreast from
0. 0214 to 0. 00157 for a three-year mission using failure rates stated in
appendix A.
The LTVC failure- isolation circuitry, incorporated in the delivered model,
isolates short-circuit failures of the input capacitor, powe-.,
 transistors, and
power transformer• . Introduction of an output isolation diode enables the in-
corporated circuit to isolate output rectifier failures. Complementar y cir-
cuitry enables output capacitor failures to be isolated with the LIVC input
switch and output isolation diode,
5
t=	 The nominal voltage :arid switching requirements of the LIVC transistor in-
put switch allow the transistor to be selected for lower saturation voltage
properties than would be characteristic if these requirements were more
stringent.
The PW jA regulator  power sections connected in parallel provide redundancy
through the automatic failure-isolation circuitry. The projected failure
r probability would decrease from 0. 0054 to 0.000024 on it three-year mission,
according to failure rates of appendix A and a redundancy of three,
_55:-
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A complementary circuit to enable the designer to isolate failures in the
free-wheeling diodes and output capacitor can be effectively incorporated,
if desired.
The relay isolating switch incorporated for each PWM power section, in the
E
	 delivered model, could be replaced with a transistor. However, drive circuit
provision would have to be incorporated for the transistor.
The PWM regulator drive and control circuit modifications incorporated on
this program facilitate isolation of failures and insure adequate drive over
widely varying input voltage and load ranges. The regulator drive is
basically proportional, to LIVC output current but is supplemented by voltage
proportional drive at light load.
The PWM regulator drive and control failure compensation circuitry performs
very satisfactorily in selecting one of two circuits in standby redundancy.
Bistable operation of respective failure-identification logic and other signal
processing significantly reduces the circuits' susceptibility to noise.
'	 A closed-loop control on the LIVC current feedback transfoiZmer can reduce
core unbalance tendencies in the same manner. The circuit approach developed
is intended to complement, rather than replace, established techniques to
reduce half-cycle unbalances.
A common RTG output-common LIVC input configuration yields the simplest
failure-isolation circuitry for each, while realizing maximum usage of
operational modules after redundant failures.
The SCR. overvoltage (of RTG) circuit provides significant advantages in its
simplicity and effective operation. However, this circuit should not be in-
corporated in single LIVC outputs of a redundant configuration, when a
common LIVC input is characteristic, unless each LIVC is capable of handling
the maximum total RTG output.

APPENDIX A
RELIABILITY DATA
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DETERMINATION OF RSW
REGULATOR DRIVE CONTROL SWITCHING TRANSISTORS
Ell	 Failure Rate = 0.0043 Y/1000 Hairs X 2 transistor = 0.0086
(percentage of failures due to shorts)
Ell	 0.0086 X 12.5%, 0.0011
RSW =e"	 .9989
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APPENDIX B
EVALUATION REPORT
Date: September 15, 1967
	 Report No. QEXM 17185
UNIT TESTED:
one redundant low input voltage converter-re#ulator with automatic
compensation, manufactured by Honeywell ordnance Engr. Tech. Lab.
IOBJECT OF TEST:
To determine the operating characteristics of the LIVCR while varying
Input and output parameters. Nessure Vin, Iinr Vout, 10t+ Vout-ripple,
oscillator frequency, andi-phase separation for Iut - 2,11,6,8,10,12 amp
and Vin - 3.0,3.5,4.0 9 4.54. Also, eeasure phase separation and
calculate efficiency.
CONCLUSION:
The LIVE regulated the output voltage within the limits of +1.8%
and -0.0% of the prescxibed 28v for all parameter changes and
maintained an efficiency above 60.3% throughout.
The Functional Failure isolation Circuitry operated satisfactorily.
PHOGLWRE:
1
A 300 amp power supply in series with a 10 k potentiometer was
connected by four - 12 0 leagtbs of nickel-chromium wire, each to
one of the LIVCR'iNmts. (Fig. 1) This particular arrangement
was used to simulate the low impedance source (-0AOO milliebms)
for which the unit was designed,
A parallel combination of a 22A and/or a 14JL slide wise resistor
provided the load.3
gtArsonval type meters wasa used to monitor the input and output
voltage and current. (1.0% accuracy) The output ripple voltage
was observed by placing a C.1.0. across the output terminals.
Oscillator frequency and pbase separation was monitored by placing
the scope in the LIVCB converter circuit.
r
r,
Fags 2
PDURB (coat.)
A short in any of the converter circuits would constitute a failure of
that particular section, therefore, the failure isolation i.ss redundancy,
of the LIVCR was checked by placing shorts in each of the four converter
circuits while observing the output.
-74-
tRESULTS:
TABLE 81
LIVCR
lout(a) Yout(v) I in(a) Vin(v) Vripple(mv) Eff.(X) fosc.(XKs) **Phase Sep.
2.0 28.3 27.0 3.0 100MV 69.9 2,64 OK
2.0 28.3 22.1 3.5 105 73.4 2.86 OK
2.0 28.4 21.5 4.0 110 6.6.5 3.12 OK
2.0 28.5 21.0 4.5 110 60.4 3.44 ok
4.0 28.2 45.0 3.0 110 83.5 2.5 OK
4.0 28.1 44.0 3.5 110 73.2 2.86 Olt
4.0 28.2 40.0 4.0 140 70.6 3.14 OK
4.1 28.5 38.0 4.5 150 67.0 3.52 Olt
6.0 28.1 72.5 3.0 110 77.9 2.5 OK6.0 28.4 63.0 3.5 130 77.4 2.77 OK
6.0 28.5 56.5 4.0 150 75.9 3.12 OK
6.0 28.5 52.0 . 4.5 170 73.0 3.44 OK
8.0 28.0 97.0 3.0 90 77.0 2.5 OK
8.05 28.2 84.0 3.5 110 77.5 2.86 OK
8.1 29.5 75.0 4.0 120 77.0 3.13 ox
8.1 28.5 68.5 4.5 180 74.5 3.44 OK
1000 28.0 123.0 3.0 8O 75.9 2.5 OK
10.05 28.4 105.0 3.5 120 77.5 2.94 OK
10.07 28.4 93.0 4.0 170 77.0 3.12 OK
10.08 28.5 84.0 4.5 180 75.9 3.58 OK
11.0 28.0 134.0 3.0 90 76.5 2.62 0K
11.05 28.1 116.0 3.5 130 76.5 2.86 OK
11.07 28.4 102.0 4.0 180 77.0 3.23 OK
11.19 28.5 92.5 4.5 300 74.5 3.56 OK
11.5 3.0 No Reguation due to power
12.0 3.0 limitation of source
12.0 28.1 126 3.5 140 76.5 2.24 OK
12.2 28.3 116 4.o 210 73.5 2.48 0K
* See Figure d2
** Phase separation checked at lout • 2 mmp and Yin m 3.Ov which yielded a
separation of 43.2 0 , 39.60 0 52.44 and 450 . Through the reminder of the test,
phase separation was noted and marked *OK s
 on data sheet.
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Example Sketch of DC. Ripple Voltage
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